

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vignia 22313-1450 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 6391

| SERIAL NUMBER 10/753,357 | | FILING DATE 01/09/2004 RULE | (| CLASS 257 | GROUP ART UNIT 2822 | | . ATTORNEY DOCKET NO. 118292 | | |
|---|---|-----------------------------------|---|------------------|------------------------|--|------------------------------------|--------------|--|
| APPLICANTS | | | | | | | | | |
| Koji Yamaguchi, Suwa-shi, JAPAN; | | | | | | | | | |
| ** CONTINUING DATA ********************************** | | | | | | | | | |
| ** FOREIGN APPLICATIONS ************************************ | | | | | | | | | |
| IF REQUIRED, FOREIGN FILING LICENSE GRANTED ** 04/15/2004 | | | | | | | | | |
| Foreign Priority claimed 35 USC 119 (a-d) conditions met Verified and Acknowledged Verified Signature Allowance Allowance Initials | | | | STATE OR | SHEETS | тот | AL | INDEPENDENT | |
| | | | | COUNTRY JAPAN | DRAWING 13 | G CLAI | | CLAIMS 20 | |
| ADDRESS 25944 OLIFF & BERRIDGE, PLC P.O. BOX 19928 ALEXANDRIA, VA 22320 | | | | | | | | | |
| TITLE Wiring substrate, semiconductor device, semiconductor module, electronic equipment, method for designing wiring substrate, method for manufacturing semiconductor device, and method for manufacturing semiconductor module | | | | | | | | | |
| | | | | | ☐ All Fees | | | | |
| | FEES: Authority has been given in Paper No to charge/credit DEPOSIT ACCOUNT No for following: | | | | | 1.16 Fees (Filing) 1.17 Fees (Processing Ext. of | | | |
| RECEIVED 2398 | NO | z tor tonowing. | | | | time) 1.18 Fees (Issue) | | | |
| , , | | | | | Į! | | | • | |